Performance Evaluation of Programming Models for the Multicore Era

Nicholas J. Wright
NERSC/LBNL
njwright@lbl.gov

Programming weather, climate, and earth-system models
on heterogeneous multi-core platforms
NCAR Sept 2011

U.S. DEPARTMENT OF ENERGY | Office of Science

NeRSC — National Energy Research Scientific Computing Center

BERKELEY LAB — Lawrence Berkeley National Laboratory

NERSC Staff: represent science
- Over 1500 publications per year
- Over 3000 users, 400 projects, 500 code instances: hard to move!

Background:

- **PhD in Computational Chemistry**

- **Started in User Services at SDSC – moved to PMaC Lab (Snavely). Now Advanced Technologies Group at NERSC**

- **Tools Developer – IPM – www.ipm2.org**
- **Benchmarking and Performance Analysis, Procurements.**

U.S. DEPARTMENT OF ENERGY | Office of Science

How do we ensure that Users Performance follows this trend and their Productivity is unaffected ? How do we avoid them re-writing their code more than once?

U.S. DEPARTMENT OF ENERGY | Office of Science

Lawrence Berkeley National Laboratory
BERKELEY LAB

Methods at NERSC

Percentage of 400 Total Projects

# Challenges to Exascale ~~Performance~~

Performance Growth

1. System power is the primary constraint
2. Concurrency (1000x today)
3. Memory bandwidth and capacity are not keeping pace
4. Processor architecture is open, but likely heterogeneous
5. Programming model heroic compilers will not hide this
6. Algorithms need to minimize data movement, not flops
7. I/O bandwidth unlikely to keep pace with machine speed
8. Reliability and resiliency will be critical at this scale
9. Bisection bandwidth limited by cost and energy

Unlike the last 20 years most of these (1-7) are equally important across scales e.g., 1000 1-PF machines

The Road to Exaflop/s – four distractions and a road block

Power: Its all about moving data


Data from John Shalf

Case for Lightweight Cores and Heterogeneity

	Intel QC Nehalem	Tensil- ica	Overall Gain
Power (W)	100	.1	10^3
Area (mm²)	240	2	10^2
DP flops	50	4	.1
Overall			10^4

Lightweight (thin) cores improve energy efficiency

F is fraction of time in parallel; 1-F is serial

Chip with area for 256 thin cores

F=0.999
F=0.99
F=0.975
F=0.9
F=0.5

Asymmetric Speedup

Size of Fat core in Thin Core units

1 (256 cores) 2 4 8 16 32 64 (193 cores) 128 256 (1 core)

- Number of Cores = 1 (Fat) + 256 (Thin) – R (Thin)
- R is the amount of area used for the Fat core in Thin core units
- Assumes speedup for Fat / Thin = Sqrt of Area advantage

Heterogeneity Analysis by: Mark Hill, U. Wisc

8

What Will an Exascale 'Processor' look like?

- Lots of small power efficient cores 'GPU'
- A few 'fat' cores optimised for single thread performance 'CPU'

How are we going to program this thing ?!?!?

What's Wrong with MPI Everywhere

- We can run 1 MPI process per core
  - This works now (for CMPs) and will work for a while
- How long will it continue working?
  - 4 - 8 cores? Probably. 128 - 1024 cores? Probably not.
  - Depends on performance expectations
- What is the problem?
  - Latency: some copying required by semantics
  - Memory utilization: partitioning data for separate address space requires some replication
    - How big is your per core subgrid? At 10x10x10, over 1/2 of the points are surface points, probably replicated
  - Memory bandwidth: extra state means extra bandwidth
  - Weak scaling: success model for the "cluster era;" will not be for the many core era -- not enough memory per core
 - Heterogeneity: MPI per SIMD element or CUDA thread-block?

Message Passing Model

- Program is a collection of processes.
  - **Usually fixed at startup time**
- Single thread of control plus private address space -- NO shared data.
- Processes communicate by explicit send/ receive pairs
  - **Coordination is implicit in every communication event.**
- MPI is most important example.

Shared Address Space Model

- Program is a collection of threads.
  - **Can be created dynamically.**
- Threads have private variables and shared variables
- Threads communicate implicitly by writing and reading shared variables.
  - **Threads coordinate by synchronizing on shared variables**
- OpenMP is an example

*K.Yelick, CS267 UCB*

11

MPI + OpenMP Two Questions:

1. Given a fixed number of cores can I solve the same problem with the same performance using hybrid programming and save memory?

   – GTC, fvCAM, PARATEC, VASP, QE

2. Using a fixed number of MPI tasks can I run on more cores using OpenMP to increase my performance ?

   – GTC, fvCAM, PARATEC, VASP, QE

Performance

"Processors"

2.6X

Hybrid MPI-OpenMP Programming

Benefits

+ Less Memory usage

+ Focus on # nodes *(which is not increasing as fast)* instead of # cores

+ Larger messages, less tasks in collectives, less time in MPI

+ Attack different levels of parallelism than possible with MPI

Potential Pitfalls

- NUMA / Locality effects

- Synchronization overhead

- Inability to saturate network adaptor

Mitigations

- User training

- Code examples using *real* applications

- Hopper system configuration changes

- Feedback to Cray on compiler & system software development

One-Sided vs Two-Sided Communication

one-sided put message

address	data payload

two-sided message

message id	data payload

network interface

host CPU

memory

- A one-sided put/get message can be handled directly by a network interface with RDMA support
  - Avoid interrupting the CPU or storing data from CPU (preposts)
- A two-sided messages needs to be matched with a receive to identify memory address to put data
  - Offloaded to Network Interface in networks like Quadrics
  - Need to download match tables to interface (from host)
  - Ordering requirements on messages can also hinder bandwidth

- Unified Parallel C
- Co-Array Fortran
- Global Arrays
- Titanium
- Chapel
- X10
- ......

Partitioned Global Address Space (PGAS) Languages

- Defining PGAS principles:
  - The Global Address Space memory model allows any thread to read or write memory anywhere in the system
  - It is Partitioned to indicate that some data is local, whereas other data is further away (slower to access)


Partitioned Global Array

Local access

Global access

Private data

PGAS: Messaging Rate Bandwidths

Franklin

Hopper

CAF 24 Pairs

MPI 24 Pairs

MPI 4 Pairs

CAF 4 Pairs

Aggregate BW (GB/s)

Message Size (Bytes)

Performance:
@ 16K CAF 2.8x
MPI

GOOD

- For medium-sized messages single sided protocol provides large potential performance win

- This does not mean simply swapping MPI calls for PGAS equivalents will work

- However if you switch to more fine grained messaging.. (Priessel *et al* SC11)

Dirac GPU Testbed Configuration

- ## Hardware

  - ### 44 nodes w/ 1 GPU per node
    - integrated into carver cluster
  - ### Host Node
    - dual-socket Xeon E5530 (Nehalem)
    - 76.5GF Peak DP (153 GF SP)
    - QDR Infiniband
    - 24GB GB DDR-1066 memory
    - 51 GB/s peak mem BW
  - ### GPU
    - Nvidia Tesla C2050 (Fermi)
    - 515GF peak DP (1030GF SP) : 6x more than host
    - 3 GB memory
    - 144 GB/s peak mem BW (3x)

- ## Software

  - CUDA 3.2
  - PGI Compilers
  - GPU Direct
    - OpenMPI
    - MVAPICH
  - *Matlab Parallel Computing Toolbox coming soon*

# Roofline Performance Model

Sam Williams

https://ftg.lbl.gov/assets/staff/
swwilliams/talks/parlab08roofline.pdf

The Roofline Performance Model

Generic Machine

- ❖ The flat room is determined by arithmetic peak and instruction mix
- ❖ The sloped part of the roof is determined by peak DRAM bandwidth (STREAM)
- ❖ X-axis is the computational intensity of your computation

Fermi & Nehalem Roofline

Relative Performance Across Kernels

Xeon X5550 (Nehalem)

NVIDIA C2050 (Fermi)

Kernel	Speedup on GPU
DGEMM	3.8
Reverse Time Migration - 12th order Stencil	3.9
27pt Stencil	2.2
7pt Stencil	2.3
GTC/pushi	1.3
GTC/chargei	0.5
spMV min	1.8
spMV median	1.0
spMV max	2.0

Performance Summary: Full Applications

Domain	Algorithm	Performance Summary cf. 8 core Nehalem
Molecular Dynamics (HOOMD)	N-body	~6-7x
Lattice Boltzmann CFD	Lattice Boltzmann	~1.17x
Geophysical Modeling	quasi-minimum-residual (QMR) solver	~3.33x
QCD	Krylov space solvers to compute intensive matrix inversion	~3.0x (matrix multiply) ~2.5 multi-shifted bi-conjugate gradient algorithm
Astrophysics	AMR	~5x

ICCS
International Center for Computational Science

ICCS Projects

ISAAC

Infrastructure for Astrophysics Applications Computing

ISAAC is a three-year (2010-2013) NSF funded project to focus on research and development of infrastructure for accelerating physics and astronomy applications using and multicore architectures.

Goal is to successfully harness the power of the parallel architectures for compute-intensive scientific problems and open doors for new discovery and revolutionize the growth of science via, **Simulations**, **Instrumentations** and **Data processing /analysis**

Three continents, three institutions

UC Berkeley/LBNL/NERSC

University of Heidelberg and

National Astronomical Observatories (CAS**)**

Horst Simon
Hemant Shukla
John Shalf
Rainer Spurzem

Visit us – http://iccs.lbl.gov

U.S. DEPARTMENT OF **ENERGY** | Office of Science

- GP-GPU programming mailing list
  - gpgpu-discuss@nersc.gov
- Also bi-weekly online GP-GPU seminars
  - Contact Hemant Shukla (HShukla@lbl.gov)

Going forward….

What about GPU's?

What about X ?

- IBM
  - BG/Q

Green 500

Green500 Rank	MFLOPS/W	Site*	Computer*	Total Power (kW)
1	2097.19	IBM Thomas J. Watson Research Center	NNSA/SC Blue Gene/Q Prototype 2	40.95
2	1684.20	IBM Thomas J. Watson Research Center	NNSA/SC Blue Gene/Q Prototype 1	38.80
3	1375.88	Nagasaki University	DEGIMA Cluster, Intel i5, ATI Radeon GPU, Infiniband QDR	34.24
4	958.35	GSIC Center, Tokyo Institute of Technology	HP ProLiant SL390s G7 Xeon 6C X5670, Nvidia GPU, Linux/Windows	1243.80
5	891.88	CINECA / SCS - SuperComputing Solution	iDataPlex DX360M3, Xeon 2.4, nVidia GPU, Infiniband	160.00
6	824.56	RIKEN Advanced Institute for Computational Science (AICS)	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect	9898.56
7	773.38	Forschungszentrum Juelich (FZJ)	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
8	773.38	Universitaet Regensburg	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
9	773.38	Universitaet Wuppertal	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
10	718.13	Universitaet Frankfurt	Supermicro Cluster, QC Opteron 2.1 GHz, ATI Radeon GPU, Infiniband	416.78

NeRSC

National Science Board

Intel

MEMORANDUM TO MEMBERS AND CONSULTANTS OF THE NATIONAL SCIENCE BOARD

SUBJECT: Major Actions and Approvals at the July 28-29, 2011 Meeting

This memorandum is made publicly available for any interested parties to review. A more detailed summary of the meeting will be forthcoming and posted on the National Science Board (Board, NSB) public Web site (http://www.nsf.gov/nsb/). The minutes of the Plenary Open Session for the July 2011 meeting will also be posted on the Board's public Web site following Board approval at the September 2011 meeting.

Major actions and approvals at the 420th meeting of the Board included the following (not in priority order):

1. The Board authorized the NSF Director, at his discretion, to make an award to the University of Texas at Austin for support of *Enabling, Enhancing, and Extending Petascale Computing for Science and Engineering* (NSB-11-48).

HPC wire

Welcome Guest
Subscribe | Sign In

Since 1986 - Covering the Fastest Computers in the World and the People Who Run Them

Visit additional Tabor Communication Publications

| Home | News | Features | Blogs | HPC Markets | Whitepapers | Multimedia | E

Digital Manufacturing report

HPC In the Cloud

2011

April 21, 2011

TACC Signs Up for Manycore Development Using Intel's MIC Processor

AUSTIN, Texas, April 21 -- The Texas Advanced Computing Center (TACC) at The University of Texas at Austin today announced that it will collaborate with Intel Corp. to help prepare the national open science research community to take full advantage of the new capabilities of Intel's forthcoming "many integrated core" (MIC) processor line.

BERKELEY LAB
Lawrence Berkeley National Laboratory

Evolution of Abstract Machine Model
(underpinning of programming model)

- ## Parallelism
  - – !dir$ 'run this loop on the lightweight cores'
  - – !dir$ ' here are some hints about parallelisation'

- ## Locality ?
  - – !dir$ 'move these arrays'
  - – !dir$ 'these arrays are already on the lightweight cores'

Summary

- Disruptive technology changes are coming
- From a NERSC perspective
  - We want our users to remain productive - Ideally we want them to only re-write their code once
- Only solve the problems that need to be solved
  - Locality (how many levels are necessary?)
  - Heterogeneity
  - Vertical communication management
    - Horizontal is solved by MPI (or PGAS)
  - –Fault resilience, maybe
    - Look at the 800-cabinet K machine
  - Dynamic resource management
    - Definitely for irregular problems
    - Maybe for regular ones on "irregular" machines
  - Resource management for dynamic distributed runtimes